



EUROPEAN UNION



ATCZ175 InterOP

# SDR Interference Emulator

Preliminary specification

16.12.2020

## Table of Contents

1	Overview .....	3
2	Specification.....	4
3	Environmental Conditions .....	6
4	Acknowledgement.....	6

# 1 Overview

The SDR Interference Emulator (SDR-IE) is a powerful modular Software Defined Radio (SDR) platform that provides wireless communications designers an affordable means for developing communication systems such as interference emulation and measurements, radio frequency testing and many more. The SDR-IE refines user experience making SDR prototyping more accessible by delivering the optimum balance between simplicity and performance. It is ideal for a wide range of application areas and as an alternative for widespread SDR produced by Ettus research and National instruments (NI).

The SDR-IE features high-performance FPGA SoC and supports variety of commercially available RF front ends from NI/Ettus<sup>1</sup> for various frequency bands and applications. Figure 1 displays the SDR interference emulator. The 250 MS/s sampling frequency makes this device suitable for spectrum sensing with >200 MHz frequency bandwidth as well as for cognitive radio applications.



Figure 1: SDR Interference Emulator

---

<sup>1</sup> Front end modules supported in the firmware as of 16.12.2020: NI WBX

## 2 Specification

The SDR Interference Emulator consists of three main parts:

1. **The SDR mother board:** The main board contains all necessary parts to connect all accessories together meaning the daughter board, FPGA module and other 3rd party accessories through the GPIO connector. The board also contains all connectivity interfaces (USB, PCI, Ethernet, GPIO, JTAG, power etc.)
2. **The FPGA and processor module:** To keep maximum modularity of the system the SDR emulator allows to use various Xilinx FPGA modules, depending on the user requirements. All modules in FPGA design are easily and clearly described, the usage of standard Xilinx IP cores, AXI stream and AXI lite buses allows the simplest integration of your own DSP modules. The Direct Memory Access (DMA) between FPGA logic and ZYNQ processor system allows to implement real time application.
3. **The daughter board:** The daughter board is the HW part which is used for signal down-conversion of the Radio-Frequency (RF) analog signal to the Base-Band (BB) analog signal. Also, in point of view of the system modularity as a daughter board can be used commercially available equipment from Ettus (WBX, SBX, CBX see [2]) or specific designed daughter board by user.

Table 1: Key parameters

<b>Interface</b>	<b>Power supply</b>	9 – 15 VDC / 35 W Power DIN-4 connector
	<b>PC connectivity</b>	USB 2.0 (serial) Ethernet 1G
	<b>Connectivity</b>	GPIO (Cannon DB-15) RS-232 (Cannon DB-15) SD card slot (on board)
	<b>RF connectors</b>	Ref In (10 MHz) TX1 (Daughterboard) RX1 (Daughterboard)
<b>HW</b>	<b>ADC</b>	250 MS/s 14/16 bits <sup>2</sup> SFDR 85 dBc
	<b>DAC</b>	250 MS/s (internal oversampling x2) 16 bits SFDR 85 dBc
	<b>Tuning range</b>	WBX: 50-2200 MHz, SBX: 10-6000 MHz
	<b>Architecture</b>	homodyne <sup>3</sup>
	<b>Frequency synthesis</b>	Coherent full-duplex, or Independent TX/RX frequency
	<b>FPGA</b>	ZYNQ Ultrascale+
	<b>Supported FPGA modules</b>	Trenz Electronic TE0803
	<b>QSPI flash</b>	128 MB
	<b>RAM</b>	2/4 GB DDR4 (64-bit width) <sup>4</sup>
	<b>Slice LUTs free/used</b>	341000
	<b>Slice registers</b>	682000
	<b>BRAM</b>	31.5 MB
	<b>DSP</b>	3528
	<b>Processor</b>	Quad-core ARM® Cortex™-A53 MPCore™ up to 1.5GHz Dual-core ARM Cortex-R5 MPCore™ up to 600MHz
	<b>Frequency accuracy</b>	10 ppm 1 ppm (with TCXO option)
<b>Operating system</b>	PetaLinux	
<b>SW</b>	<b>Operation</b>	Standalone or host-controlled
	<b>Host SW programming</b>	GNU OCTAVE / MATLAB C++

The SDR Interference Emulator consists of three main parts:

<sup>2</sup> assembly options

<sup>3</sup> frontend specific

<sup>4</sup> dependent on the selected FPGA module

Signal streaming is implemented using TCP packets. The throughput is 730 Mbit/s of net data upstream and 730 Mbit/s of net data<sup>5</sup> downstream simultaneously, which corresponds to 22 MSa/s of 2x16-bit complex IQ samples.

Table 2: Mechanical specification

Parameter	Value	Unit
Dimensions (L x W x H)	24 x 17 x 5.8	cm
Weight	1.25	kg

### 3 Environmental Conditions

Ambient temperature range      23 °C ± 5 °C

Relative humidity range      10% to 90%, noncondensing

### 4 Acknowledgement

This work was supported by the European Regional Development Fund – Interreg project ATCZ175.

---

<sup>5</sup> after removing packets overhead